Speeding Up Translation of Virtual To Physical Memory Addresses: TLB and Huge Pages Posted on October 29, 2023October 30, 2023Author Ivica BogosavljevićPosted in Low Level Performance, Memory Subsystem Performance, PerformanceLeave a ReplyIn this post we explore how to speed up our memory intensive programs by decreasing the number of TLB cache misses